class
DisableSoftConstraintRepresents a constraint that disables a soft random variable.
Base classes
- class Constraint
- The base class for all constraints in SystemVerilog.
Public variables
- const Expression& target
- The target expression of the disable.