class
DisableStatementRepresents a disable statement.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const Symbol& target
- The target of the disable.
- bool isHierarchical
- True if the target name was a hierarchical name.