DisableStatement class
Represents a disable statement.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const Expression& target
- The target of the disable.
Represents a disable statement.
Search for symbols, directories, files, pages or
modules. You can omit any prefix from the symbol or file path; adding a
: or / suffix lists all members of given symbol or
directory.
Use ↓ / ↑ to navigate through the list, Enter to go. Tab autocompletes common prefix, you can copy a link to the result using ⌘ L while ⌘ M produces a Markdown link.