ProceduralAssignStatement class final
Represents a procedural assign statement.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const Expression& assignment
- The assignment expression.
- bool isForce
- True if this is a
forcestatement and false if it's anassignstatement.