class
TimedStatementRepresents a statement that has an associated timing control.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const TimingControl& timing
- The timing that controls the statement.
- const Statement& stmt
- The statement.