WaitStatement class final
Represents a wait statement.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const Expression& cond
- The wait condition.
- const Statement& stmt
- The statement to execute after the condition passes.