Base class for all net types in SystemVerilog.
There is a parallel type system for nets that exists independently from the data type system. Most nets will be one of the built in types, but user defined net types can exist too.
- class Symbol
- Base class for all symbols (logical code constructs) such as modules, types, functions, variables, etc.