class
ExpressionConstraintRepresents a constraint defined by a logical expression.
Base classes
- class Constraint
- The base class for all constraints in SystemVerilog.
Public variables
- const Expression& expr
- The constraint expression.
- bool isSoft
- Indicates whether this constraint is declared 'soft'.