slang::ast::CycleDelayControl class

Represents a cycle-based delay control.

Base classes

class TimingControl
The base class for SystemVerilog timing controls (delay, event, etc).

Public variables

const Expression& expr
An expression denoting the number of cycles to delay.