ProceduralDeassignStatement class final
Represents a procedural deassign statement.
Base classes
- class Statement
- The base class for all statements in SystemVerilog.
Public variables
- const Expression& lvalue
- The target lvalue to deassign.
- bool isRelease
- True if this is a
releasestatement and false if it's adeassignstatement.